We report our work on fabricating lithographically aligned patterned backgates on thin (50-60µm) III-V semiconductor samples using single sided mask aligners only. Along with this we also present a way to photograph both sides of a thin patterned chip using inexpensive infra-red light emitting diodes (LED) and an inexpensive (consumer) digital camera. A robust method of contacting both sides of a sample using an ultrasonic bonder is described. In addition we present a mathematical model to analyse the variation of the electrochemical potential through the doped layers and heterojunctions that are normally present in most GaAs based devices. We utilise the technique and the estimates from our model to fabricate an electron-hole bilayer device in which each layer is separately contacted and has tunable densities. The electron and hole layers are separated by barriers either 25 or 15nm wide. In both cases, the densities can be matched by using appropriate bias voltages.
I. INTRODUCTION
Patterned backgating is a critical step in the processing of a large class of devices that use double quantum well structures, [1] or where manipulation of the shape and position of the wavefunction at a heterointerface is envisaged [2] . It is also of importance in devices where the top surface needs to remain non-metallised for STM/AFM or optical studies [3] . Investigation of surface states of semiconductors also requires a metal-free top surface, with a backgate to change densities when required [4] . Backgates can be either lithographically aligned to topside features using mask-aligners with double (bottom) side alignment capability or patterned in-situ during wafergrowth by using Focused Ion-Beam (FIB) techniques. [5] Both these solutions require complex and very expensive additional equipment. In this paper we present a technique of reproducible thinning of the sample (wet etching to 50µm) and lithographically aligning a backgate with any existing topside features using a single sided mask-aligner at all stages. Conventional ultrasonic ball bonders can be used to contact gates on either side of the sample. Additionally, the alignment can be verified and photographed using inexpensive infra-red (IR) (wavelength 880/950nm) LEDs and a standard inspection microscope fitted with a digital camera. We have used this technique to study a 2-dimensional hole gas at an inverted GaAs/AlGaAs interface and independently contacted electron-hole bilayers in a double quantum well structure, however our technique can be easily adapted for use with almost any other material. Other techniques of fabricating lithographically patterned backgates (e.g. EBASE: Epoxy Bond and Stop Etch) [6] exist -however the utility of the technique presented here lies in the fact that a commonly available single-sided mask aligner can * Electronic address: kd241@cam.ac.uk be used at all stages.
The spatial variation of the bandstructure and the electrochemical potential near an interface must be analysed before attempting to change charge densities by backgating. We have used a self-consistent Poisson-Schrödinger-current equation solver [7] to analyse the variation of the Fermi-level under biasing and doping to estimate acceptable dopant densities without causing pinning of the Fermi-level and undesirable hopping conduction. Wafers were grown using these estimates as a guide and the patterned backgating method described in the next section was applied to fabricate independently contacted electron-hole bilayer devices with narrow barriers of the order of excitonic Bohr radius of GaAs (≈12 nm).
II. METHOD
In our design each chip contains a few crosshair shaped alignment marks on the topside at the centre and near the edges (see fig 1) . The wafers are originally 500µm thick. On completion of topside processing the chips are mounted topside down on a thin glass slide with a transparent wax (Crystalbond TM 509 from SPI technologies) The wax melts at around 130 o C, is resistant to the acid peroxide etch solution used, but would dissolve in acetone if soaked for a few hours. Using a diamond tipped mechanical scriber, the (crosshair shaped) alignment mark is then copied and extended onto the other side of the glass slide. It is for this step that the transparency of the wax is crucial. The fine groove (∼ 5µm width) made on the glass are visible from both sides in regions not covered by the chip. Thinning of the chip is then carried out using an acid-peroxide (1:1:8 H 2 SO 4 : H 2 O : H 2 O 2 ) solution with 2000:1 Triton-X surfactant (5ml per 50ml of etch solution). The solution is continuously agitated with a magnetic stirrer during the process. After an estimated time the chips are taken out and the thicknesses of the chips are measured with a step profilometer. The process is continued untill the chips are 50-60µm thick. Lithography for the backgate layer is then done using the extended grooves on the glass as alignment marks, and a single sided mask aligner. The alignment can be verified before metallisation, using an inspection microscope fitted with a digital camera. To view both sides of the chip simultaneously we need radiation of a frequency to which a GaAs wafer is transparent. This is very easily provided by an infra-red LED (880/950nm) placed below the microscope stage. Since the CCD sensors used by all digital cameras have a finite sensitivity to IR, the camera sees both surfaces of the chip simultaneously (see fig1,2) The strength of the IR illumination from the bottom and visible light from the top are adjusted to get a picture with good clarity of both sides. After the back- processing steps for doing backside lithography. Bottom left: typical cross-section of a device before (a) and after (b) thinning to <60 µm. Bottom right: Infra-red+visible composite photograph of a processed device, taken using the method described in the section, showing the alignment accuracy (better than ∼ 5µm) that can be obtained.
gate metallisation is done the individual devices can be diced while the chips are still fixed on the glass. Finally a long soak in acetone is used to dissolve away the Crystalbond wax. The individual devices are then mounted on a piece of pre-patterned semi-insulating GaAs substrate. This substrate has 20µm deep channels etched and metallised to match the contact pads on the backgate side of the device. Once the thinned device is positioned on the substrate, small drops of silver epoxy are placed on these channels. The epoxy flows along the channels and contacts the underside of the chip in specific places. Once it is cured it provides electrical contact as well as mechanical support to the thinned device. Gold-wire bonds can then be made to the contact pads on the topside and to the the extensions of the backgates provided by the conducting epoxy. 
The envelope function (ψ) is determined by the Schrödinger equation :
Where V (x) = |e|φ(x) + ∆E c (x), the potential confining the electrons is the sum of the electrostatic potential and the conduction band offset at the heterointerface. ǫ(x) is the position dependent dielectric constant, E j and ψ j are the subband energies and envelope functions that solve equation 2. The charge density at each point is given by the sum of the localised charge (N + D (x) on the ionised donors (or acceptors) and the electron (hole) densities (n(x)) in the conduction (valence) band. E D denotes the donor energy level.
As long as no bias voltages are applied externally, the Fermi-level, E f , must be constant throughout the device and is generally taken as the reference level. For a complete solution, the differential equations require suitable boundary conditions. This may be provided by the fact that E f is generally pinned near the middle of the bandgap at the GaAs surface. However, to understand the behaviour of a structure with external voltages applied between two points (e.g. between an ohmic and a gate or between two quantum wells), a further condition is necessary. The external voltage sets the Fermi-level difference between the two points. A calculation of ρ(x), however requires that E f be known at every point. A third condition, in addition to the two equations 1 & 2, is necessary, because we now need to solve for three variables (ρ(x), ψ(x), E f (x)) at every point. Thermodynamically, all net particle flows in a system can be traced to a variation in the electrochemical potential [9] . The Boltzmann transport equation yields an expression relating the net particle current (j) to E f as
In the relaxation time approximation µ is given by
The derivative peaks sharply giving maximum weight to particles at the Fermi surface. It is easy to show that if E(k) is spherically symmetric, then the expression reduces to the simple relation µ = eτ /m * at T = 0. The set of equations (1-6) are used to model current flow through FETs under biasing [10] , here we show that they can also be used to approximately model the band structure under a voltage bias between the gate and the ohmic contacts with intervening doped layers. In this case the current would correspond (physically) to the very small leakage current that flows between the gate and the conducting channels. We are not concerned with the exact magnitude of this current. However, this current must be constant, in a 1-dimensional case. Thus the variation of E f would be slow in regions where the product of nµ is large and most of the "potential drop" would take place in regions where nµ is smaller as would be expected in analogy with voltage drops across unequal resistances in series. The assignment of a mobility to the carriers at each point can only be done approximately, using a mobility model, rather than an evaluation of the relaxation time average, following equation 7. A "mobility-model" is an empirical relationship between the bulk-doping, electric field strength, temperature and mobility. First proposed in the context of Silicon [11] , it has been adopted for use with various other semiconductors. The use of an approximate bulk mobility may seem unusual at first glance, however several other bulk parameters-like dielectric constant, effective mass and donor/acceptor ionisation energies are used in calculating the band-bending in heterostructure based devices. Also, in regions where the error from the mobility term may be the highest, it gets multiplied by a very small carrier density, thus reducing the net effect of the error on the calculation. It is also important to note that the bulk semiconductor could be in a metallic or insulating regime depending on the doping concentrations. No effort is made here to take into account the mechanisms behind the conduction process, but an empirical relation is utilised. Finally we show that the use of this approximate procedure leads to correct predictions and describes experimentally observed temperature dependent behaviour of gated structures correctly. The specific mobility model [10, 11] used here (SIMBA) assumes that
The empirical parameters µ n,min =1000 (32) cm
(1.5 × 10 4 ) cms −1 K −1 and T 0 = 300 (300) K. The values within the braces denote the corresponding numbers for p-type material.
We have used an academic version of the software "nextnano Using the equations stated in the previous section we have calculated the carrier density at a heterointerface as a function of the surface gate voltage at various temperatures (see fig 3a) . Usually the behaviour of a device with ohmics (source and drain contacts) and a gate needs to be treated as a two-dimensional structure. We find that a simplification can be used for our purposes that allows us to model this as a one-dimensional problem. Fig 3a  shows the placement of an ohmic contact at one end of the device and a surface gate on the other. The voltage bias is then applied between these two. The simplification has its limitations, but it still allows us to deduce some important conclusions while designing wafers. Experimental data from Hirakawa et al, [12] on the temperature dependence of the gate action on a HEMT structure shows certain features which a simple capacitor model of a surface gate would not explain. The calculation correctly predicts the observed features (Fig 2 of ref[12] ). In particular we are able to explain the slight upward curvature of the carrier-density vs gate-voltage trace at low gate biases and high temperatures. The slight flattening of the traces at low temperatures is correctly reproduced. As far as we know, this feature of a simple gated device has not been explained clearly before. According to these calculations there is some transfer of charge to the impurity band as long as the impurity band (E D below the conduction band in the doped AlGaAs) is in contact with the electrochemical potential. As the negative bias on the gate is increased, the conduction band and the impurity band are both pulled up and at one point moves fully above the local electrochemical potential. If the doping is higher this point would shift to more negative gate voltages. It is at this point that the gate starts acting on the 2DEG and the variation of the carrier density is fully accounted for by the gate to 2DEG capacitance. The transfer of charge into dopant states requires that there be some residual hopping-conduction in the impurity band [13] . This condition is not very difficult to satisfy (without considering tunnelling from surface states etc.), because the metal-insulator transition point in bulk-GaAs lies in the doping density range of ∼ 10 16 − 10 17 cm −3 . This procedure also allows us to estimate the maximum doping density at which a surface gate (or a backgate) would work. We use this to design an inverted hole gas that may be gated from below in a thinned sample as described in section II. An interesting observation that emerges, is that for inverted structures the doping has to be significantly less (compared to the structures described in fig 3 for a gate to work. The reason for this is that the distance of the dopants from the substrate interface in most inverted structures is much greater than the distance of the dopants from the surface in the "normal" structures. This causes the curvature of the bands, around the doped regions, in inverted structures to be much less and consequently, due to this "flatness" the dopant band cannot move away from the local electrochemical potential unless the doping itself (hence the density of dopant states) is considerably reduced. Fig 4 shows 
IV. FABRICATION OF AN INDEPENDENTLY CONTACTED TUNABLE ELECTRON-HOLE BILAYER
Interest in designing an electron-hole bilayer stems from the fact that the attractive Coulomb interaction between electrons and holes spaced ∼20nm apart in GaAs double quantum well (DQW) structures can give rise to novel excitonic phases [14, 15, 20] . Excitons are bosonic entities with a very low effective mass. A collection of excitons with high enough density may be expected to undergo a Bose-Einstein condensation at a much higher temperature (as high as ∼ 1K), than a heavy inert gas or alkali atom cloud, where condensation has been observed at ∼ 200µK at the highest. However, it is now well understood that in DQW structures using the GaAs-AlGaAs system the electrochemical potential of the electrons and holes must differ by approximately 1.5V -the bandgap of GaAs. If a very closely spaced 2DHG and 2DEG are to be supported without any interlayer bias, a constant electrochemical potential would have to cut the conduction band and the valence band within 15-20nm. The necessary band bending would imply an electric field of 10 8 V/m, which is far more than the breakdown field of GaAs. However to bias a layer with respect to another layer, one needs independent ohmic contacts to both layers. Additionally the narrow interlayer barrier must be able to withstand the bias with very little leakage. Though excitonic phases in these structures have been predicted many years back [15] , but experimentally such devices have proved extremely difficult to make. Even with the present day developments of MBE techniques, these devices appear to be on the borderline of feasibility. However the possibility of excitons with infinite lifetime, leading to phenomena like dipolar superfluidity, BEC etc have led to quite a few experimental attempts in recent years [16, 17, 18, 19] . Here we apply the backgating technique presented in section I, to design a bilayer device in which the two layers are independently contacted. The two densities can be tuned independently, within limits, by using a backgate and an interlayer voltage. Here we present data from three devices.
In device A and B (see fig 5 for a schematic) an inverted hole gas was created by modulation doping (Carbon in AlGaAs) using the estimates presented in the previous section. Device C was completely undoped and the hole gas was created by biasing the backgate to attract holes below the contacts. Considering the dielectric constant of GaAs, ǫ/ǫ 0 ≈ 12.8, a gate 50-60µm away from the quantum well is expected to be able to change (either deplete or induce) carrier densities by ≈ 6 × 10 10 cm
for every 50 volts of biasing. The measured changes in the carrier densities were close to this expected number. For example in the data from device A (see fig 6) , the hole density changes by ∆p ≈ 2 × 10 11 cm −2 for a backgate bias of 150V. AuBe contacts alloyed at 500 o C were used to contact the 2DHG. In device C (fully undoped), the backgate has two discontinous parts. The part below the p-type contacts is biased negative to attract holes, the part below the central region (which overlaps the 2DEG), is usually biased positively to deplete excess holes. There is a 20µm gap between the two gates (see fig 1) . Contact to the overlapping 2DEG was made by using a different technique [16] . The top layer of the wafer consisted of n + InAs (8 × 10 18 cm −3 Si doping). The surface states of InAs have the unusual property of pinning the Fermi level above the bottom of the conduction band and not at the midgap like the surface states of GaAs. Thus any metal deposited on a clean InAs surface would not see a barrier for electron injection. It can be interpreted as a negative Schottky barrier and does not require any post deposition annealing. Using a selective etch (dry conc. HCl) the InAs is removed from all places except where contacts to the electron layer are required. Since this contacting process requires no annealing, the contact material does not spike into the underlying semiconductor and is able to form a low resistance shallow contact to the 2DEG, without shorting to the 2DHG. A typical variation of the electron and hole densities with the interlayer bias (V eh ) and the backgate bias (V bg ) is shown in fig 6. The comparatively higher doping in this device led to a higher hole density.
Comparing the electron and hole mobilities in the undoped device (C) at n = p = 7 × 10 10 cm −2 we find that µ e /µ h =3. 7.5, (appropriate for heavy holes at low densities) we find that the transport scattering times τ h /τ e ≈ 2. This probably results from the doped surface contributing to scattering in the electron layer more than it does to the hole layer. In addition hole wavefunctions tend to be smaller than electrons, leading to an overlap with a smaller number of background impurity sites. Both the 2DEG and the 2DHG otherwise sees a similar background impurity density. A comparison of the mobilities in device C at n = p = 1.5 × 10 11 cm −2 gives µ e /µ h =4.6. Calculations of E hole vs k || for the holes using k. p method show no significant non-parabolicity or mixing of light and heavy holes at densities less than p = 2 × 10 11 cm −2 for a 20nm QW [21] . These calculations are not presented here but we continue to assume a parabolic heavy hole band for these estimates and find that τ h > τ e , though the difference appears to decrease at higher densities [22] .
In these devices, we are also able to directly measure the interlayer interaction by the Coulomb drag method [23] . These measurements have been performed on some of the devices at temperatures down to 300mK but have not yet shown unambigous signatures of an excitonic phase. However regimes of stronger electron-hole interaction can be achieved in these devices, by reducing the densities and the barrier width further. It is expected that these devices would prove useful in transport based studies of bilayer excitonic phases.
V. CONCLUSION
In conclusion, we have developed a method to achieve the functionality of a double-sided mask aligner using a much less expensive and more commonly available singlesided aligner. We have used this technique in conjunction with a numerical procedure to estimate the behaviour of the electrochemical potential in doped and (back)gated devices under biasing, to design an electron-hole bilayer with independent contacts and a patterned backgate. In these systems, the interlayer scattering rate between electrons and holes is of considerable interest. The scattering rate may show some very interesting characteristics at low temperatures and densities. Our alignment method and calculation procedure are however applicable to a much wider variety of semiconductor devices.
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